

**Preliminary Amendment**

Applicant: Martin Brox

Serial No.: Unknown

(Priority Application No. DE 103 50 239.4 )

(International Application No. PCT/DE2004/053051)

Filed: Herewith

(Priority Date: 30 December 2003 )

(International Filing Date: 23 November 2004)

Docket No.: I438.122.101/IF02P045WOUS/JE

Title: VOLTAGE REGULATION SYSTEM

---

**REMARKS**

This Preliminary Amendment amends the above identified Utility Patent Application filed herewith. With this Preliminary Amendment, claims 1-9 have been cancelled. Claims 10-29 have been added. Claims 10-29 remain pending in the application and are presented for consideration and allowance.

A substitute specification is included herewith. The specification contains no new matter

**CONCLUSION**

Applicants hereby authorize the Commissioner for Patents to charge Deposit Account No. 50-0471 in the amount of \$1,030.00 to cover the fees as set forth under 37 C.F.R.

1.16(h)(i).

The Examiner is invited to contact the Applicants' representative at the below-listed telephone number to facilitate prosecution of this application.

**Preliminary Amendment**

Applicant: Martin Brox

Serial No.: Unknown

(Priority Application No. DE 103 50 239.4 )

(International Application No. PCT/DE2004/053051)

Filed: Herewith

(Priority Date: 30 December 2003 )

(International Filing Date: 23 November 2004)

Docket No.: I438.122.101/IF02P045WOUS/JE

Title: VOLTAGE REGULATION SYSTEM

---

Any inquiry regarding this Preliminary Amendment should be directed to Steven E. Dicke at Telephone No. (612) 573-2002, Facsimile No. (612) 573-2005. In addition, all correspondence should continue to be directed to the following address:

Dicke, Billig & Czaja  
Fifth Street Towers, Suite 2250  
100 South Fifth Street  
Minneapolis, MN 55402

Respectfully submitted,

MARTIN BROX

By his attorneys,

DICKE, BILLIG & CZAJA, PLLC

Fifth Street Towers, Suite 2250

100 South Fifth Street

Minneapolis, MN 55402

Telephone: (612) 573-2002

Facsimile: (612) 573-2005

Date: June 29, 2006

PPK:dmw

  
Paul P. Kempf

Reg. No. 39,727

**CERTIFICATE UNDER 37 C.F.R. 1.10:**

"Express Mail" mailing label number: EV309834036US

Date of Deposit: June 30, 2006

The undersigned hereby certifies that this paper or papers, as described herein, are being deposited in the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

By 

Name: Adrienne Maiers

## VOLTAGE REGULATION SYSTEM

5

### Field of Invention

The invention relates to a voltage regulation system in terms of the preamble of Claim 1 and a voltage regulation process.

### Background

10

In semi-conductor components, especially memory components, for instance DRAMs (DRAM = Dynamic Random Access Memory and/or dynamic read/write memory) a voltage level VINT used inside the component can differ from a voltage level used outside the component, e.g., from a voltage level (supply voltage level) VDD, e.g., made available to the semi-conductor component from an external voltage source.

15

~~In particular~~ The internally used voltage level VINT can be lower than the level VDD of the supply voltage - for instance the internally used voltage level VINT can amount to 1.5 V and the supply voltage level VDD for instance to between 1.5 V and 2.5 V, etc.

20

An internal voltage level VINT that has been reduced in relation to the supply voltage level VDD ~~has the advantage~~ is such that power losses inside the semi-conductor component can be reduced.

25

In addition, the voltage level VDD of the external voltage supply can be subject to relatively strong fluctuations.

30

The supply voltage is therefore - in order to allow the component to be operated in a fault-free manner and/or as reliably as possible - usually converted by means of a voltage regulator into an internal voltage VINT (subject to only to relatively minor fluctuations and regulated to a particular constant reduced value).

35

Conventional voltage regulators (e.g., corresponding down converter

regulators) may for instance ~~comprise~~include a differential amplifier and a p field-effect transistor. The gate of the field-effect transistor can be connected with an output of the differential amplifier, and the source of the field-effect transistor for instance with the external voltage supply.

5 A reference voltage VREF - subject only to relatively minor fluctuations - is applied to the plus and/or minus input of the differential amplifier. The voltage emitted at the drain of the field effect transistor can be directly back connected with the minus input of the differential amplifier, or with a voltage  
10 divider inter-connected.

The differential amplifier regulates the voltage present at the gate connection of the field effect transistor in such a way that the (back-connected) drain voltage - and thereby the voltage emitted by the voltage regulator - remains  
15 constant and as high as the reference voltage, or for instance higher by a particular factor.

For generating the above reference voltage VREF, a corresponding conventional reference voltage generator device, for instance a band gap  
20 reference voltage generator can be used, which generates - for instance by means of one or more diodes - a signal exhibiting a constant voltage level VBGR from the above supply voltage exhibiting the above relatively high supply voltage level VDD (which may at times be subject be to relatively strong voltage fluctuations).

25 The signal exhibiting the constant voltage level VBGR can be relayed to a buffer circuit, correspondingly retained (buffered) there and further distributed in the form of corresponding signals exhibiting the above reference voltage level VREF (for instance to the above voltage regulator (and/or to the plus and/or  
30 minus input of the corresponding voltage regulator differential amplifier) and/or to further devices, provided on the semi-conductor component, for instance further voltage regulators).

35 ~~It achieves these and further aims by means of the subject matters of claims 1 and 9.~~

~~Advantageous further embodiments of the invention are listed in the subsidiary claims.~~

- For these and other reasons, there is a need for the present invention.

### Summary

~~The~~One aspect of the invention is aimed at providing a novel voltage regulation system and a novel voltage regulation process.

In terms of a basic concept one embodiment of the invention, a voltage regulation system is made available, with which a first voltage, present at an input of the voltage regulating system, is changed into a second voltage, which can be tapped at an output of the voltage regulation system, with a first device for generating an essentially constant voltage from the first voltage, or a voltage derived from it, whereby a further device is provided ~~in addition for~~ generating a further voltage from the first voltage or a voltage derived from it, in ~~particular one case~~ a voltage which can be higher than the voltage generated by the first device.

~~Particularly advantageously~~ In one embodiment, the voltage generated by the first device, or a voltage derived from it, and the further voltage generated by the further device, or a voltage derived from it, can be used to control a voltage regulation circuit device, in ~~particular one case~~ as reference voltage for a voltage regulation circuit device generating the above second voltage.

~~Preferably~~ In one embodiment, an additional device can be provided for activating and/or deactivating the further device.

~~If in particular situations~~ In one embodiment, ~~if the performance, in particular for example~~ the switching speed of the devices connected with the above (second) voltage, is to be increased, the further device can be activated (and thereby it can be achieved that a higher (second) voltage is emitted by the voltage regulation system than during the deactivated state of the further device).

### **Brief Description of the Drawings**

5       The accompanying drawings are included to provide a further  
understanding of the present invention and are incorporated in and constitute a  
part of this specification. The drawings illustrate the embodiments of the present  
invention and together with the description serve to explain the principles of the  
invention. Other embodiments of the present invention and many of the  
intended advantages of the present invention will be readily appreciated as they  
become better understood by reference to the following detailed description.  
10       The elements of the drawings are not necessarily to scale relative to each other.  
Like reference numerals designate corresponding similar parts.

Below, the invention is more closely described by means of several  
embodiment examples and the attached illustration. In the illustration:

15       Figure 1——~~shows~~ illustrates a schematic representation of a  
conventional voltage regulation system;

20       Figure 2——~~shows~~ illustrates a schematic representation of a voltage  
regulation system in terms of an embodiment example of the invention;

Figure 3——~~shows~~ illustrates a schematic detail representation of a  
buffer circuit able to be used in the voltage regulation system shown in Figure 2;

25       Figure 4——~~shows~~ illustrates a schematic detail representation of a  
voltage regulator able to be used in the voltage regulation system shown in  
Figure 2;

30       Figure 5——~~shows~~ illustrates a schematic representation of the level of  
the output voltage of the voltage regulation system shown in Figure 2, in relation  
to the supply voltage level, in an activated and non-activated state of the further,  
additional buffer circuit; and

35       Figure 6 ——~~shows~~ illustrates a schematic detail representation of a  
further additional buffer circuit, able to be used in the voltage regulation system  
shown in Figure 2.

### Detailed Description

5        In the following Detailed Description, reference is made to the  
accompanying drawings, which form a part hereof, and in which is shown by  
way of illustration specific embodiments in which the invention may be  
practiced. In this regard, directional terminology, such as “top,” “bottom,”  
“front,” “back,” “leading,” “trailing,” etc., is used with reference to the  
orientation of the Figure(s) being described. Because components of  
10    embodiments of the present invention can be positioned in a number of different  
orientations, the directional terminology is used for purposes of illustration and  
is in no way limiting. It is to be understood that other embodiments may be  
utilized and structural or logical changes may be made without departing from  
the scope of the present invention. The following detailed description, therefore,  
15    is not to be taken in a limiting sense, and the scope of the present invention is  
defined by the appended claims.

~~In~~ Figure 1 illustrates a schematic representation of a state of the art  
voltage regulation system 1 - arranged on a corresponding semi-conductor  
20    ~~component—is shown.~~

      This system ~~comprises~~ includes a reference voltage generation device 2  
(e.g., a band-gap reference voltage generating device), a buffer circuit 3 and one  
25    or more voltage regulators 4 (e.g., corresponding down-converter regulators).

      As is apparent from Figure 1, the reference voltage generation device 2 is  
supplied - e.g., via corresponding lines 5, 6, 7 - with a supply voltage made  
available to the semi-conductor component by the external voltage supply.

30        The supply voltage exhibits a relatively high voltage level VDD, on  
occasion subject to relatively strong fluctuations.

      The reference voltage generation device 2 generates, —for instance by  
means of one or more diodes,— a signal exhibiting a constant voltage level

VBGR from the supply voltage.

The signal exhibiting the constant voltage level VBGR is relayed<sub>1</sub>— via a corresponding line 8<sub>1</sub> —to the above buffer circuit 3, where it is correspondingly buffered and distributed (for instance - via a line 9a - to the above voltage regulator 4 and/or to further devices provided on the semi-conductor component, for instance further voltage regulators, etc.) in the form of corresponding signals also exhibiting a constant voltage level VREF.

The voltage regulator 4 can for instance ~~comprise~~ include a differential amplifier and a p field-effect transistor. The gate of the field-effect transistor can be connected with an output of the differential amplifier, and the source of the field-effect transistor<sub>1</sub> —via a line 9b - with the above external supply voltage (voltage level VDD).

The voltage VREF, which is constant (and/or subject only to relatively minor fluctuations), relayed via the above line 9a to the voltage regulator 4, can be applied - as “reference voltage” - to the plus and/or minus input of the differential amplifier.

The voltage emitted at the drain of the field-effect transistor can be directly back-connected, or for instance with a voltage divider inter-connected, with the minus input of the differential amplifier.

The differential amplifier regulates the voltage present at the gate connection of the field-effect transistor in such a way that the (back connected) drain voltage<sub>1</sub>— and thereby also the voltage VINT<sub>1</sub> emitted by the voltage regulator, for instance to a corresponding line 9c<sub>1</sub> —is constant and as high as the reference voltage VREF, or for instance higher by a particular factor.

With the assistance of the above voltage regulation system 1, a voltage VINT, subject only to relatively minor fluctuations and regulated to a constant, reduced value, can thereby be generated from the above external voltage VDD, which is relatively high and subject to relatively major fluctuations; with the assistance of the voltage VINT corresponding devices, provided on the semi-conductor component, can be operated reliably and with only minor power



losses.

In Figure 2 illustrates a schematic representation of a voltage regulation system 11 according to an embodiment example of the invention –arranged on a corresponding semi-conductor –~~is shown~~.

The semi-conductor component can for instance be a corresponding integrated (analog or digital) computing circuit and/or a semi-conductor memory component such as for instance a function memory component (PLA, PAL etc.) and or a table memory component (e.g., a ROM or RAM), in particular a SRAM or DRAM.

The voltage regulation system 11 ~~comprises~~ includes a reference voltage generation device 12 (for instance a band-gap reference voltage generation device), a buffer circuit 13 and one or more voltage regulators 14 (e.g., corresponding down-converter regulators).

As is apparent from Figure 2, a supply voltage, made available for the semi-conductor component from an external voltage supply, is fed<sub>s</sub> – for instance via corresponding lines 15a, 15b, 16a, 17<sub>s</sub> – to the reference voltage generation device 12.

The supply voltage exhibits a relatively high voltage level VDD, on occasion subject to relatively major fluctuations. The level of the supply voltage can for instance lie between 1.5 V and 2.5 V, for instance between 1.6 V and 2.0 V ( $1.8\text{ V} \pm 0.2\text{ V}$ ).

From the supply voltage the reference voltage generation device 12 generates<sub>s</sub> – for instance by means of one or more diodes<sub>s</sub> – a signal exhibiting a constant voltage level VBGR.

The signal ~~comprising~~ including the constant voltage level VBGR is relayed –via a corresponding line 18 –to the above buffer circuit 13, correspondingly buffered there and distributed –in the form of signals also exhibiting a constant voltage level VREF1 (for instance –via a line 19a –to the above voltage regulator 14 and/or<sub>s</sub> –for instance via other corresponding lines

not shown here, —to further devices provided on the semi-conductor component, for instance further voltage regulators, etc.).

Figure 3 ~~shows~~ illustrates a schematic detail representation of a buffer circuit 13, capable of being used in the voltage regulation system 11 shown in Figure 2.

The buffer circuit 13 ~~comprises~~ includes a differential amplifier 20 with a plus input 21a and a minus input 21b, and a field-effect transistor 22 (here a p channel MOSFET).

An output of the differential amplifier 20 is connected via a line 23 with a gate connection of the field-effect transistor 22.

As is further shown in Figure 3, the source of the field-effect transistor 22 is connected with the supply voltage —exhibiting the above relatively high voltage level VDD - via a line 16b (which, —as shown in Figure 2, —is connected with the above lines 16a, 17).

As is shown in Figure 3, the above signal, relayed via line 18 from the reference voltage generation device 12 and exhibiting the above relatively constant voltage level VBGR, is present at the minus input 21b of the differential amplifier 20.

The signal emitted at the drain of the field-effect transistor 22 and exhibiting the above relatively constant voltage level VREF1, is back-connected with the plus input 21a of the differential amplifier 20 via a line 24 and a line 25 connected with it, and —via line 19a connected with line 24 —further distributed to the above voltage regulator 14 (and/or —for instance, via corresponding other lines, not shown here, —to the above further voltage regulators, etc.).

Figure 4 shows a schematic detail representation of a voltage regulator 14, capable of being used in the voltage regulation system 11 shown in Figure 2.

The voltage regulator 14 ~~comprises~~ includes a differential amplifier 28 with a plus input 32 and a minus input 31 and a field-effect transistor 29 (here: a

p channel MOSFET).

An output of the differential amplifier 28 is connected with a gate connection of the field-effect transistor 29 via a line 29a.

As is further shown in Figure 4, the source of the field-effect transistor 29 is connected via a line 19b (and –in terms of Figure 2 –via the line 17 connected with it) with the above supply voltage exhibiting the above relatively high voltage level VDD.

As more closely described below, the above (reference) signal - exhibiting the relatively constant voltage level VREF1 and fed from the buffer circuit 13 via the line 19a and a line 27 connected with it –is present at the plus input 32 of the differential amplifier 28, as is additionally on occasion a (further) (reference) signal made available by a further buffer circuit 33 connected in parallel with the above buffer circuit 13 (which signal exhibits, –as more closely described below, –a variable and/or generally relatively high voltage level VREF2, on occasion subject to corresponding fluctuations, and which is relayed via a line 26, and the line 27 connected with it, from the further buffer circuit 33 to the voltage regulator 14).

The voltage (VINT) emitted at the drain of the field-effect transistor 29 is, in a first embodiment of the voltage regulator 14, directly back-connected with the differential amplifier 28; To this end, the drain of the field-effect transistor 29 can be (directly) connected via a line 19c (and a line not shown here connected with it) with the minus input 31 of the differential amplifier 28 (the back-connected voltage (VINT\_FB); present at the minus input 31 of the differential amplifier 28, is then as high as the drain voltage (VINT)).

In a second alternative embodiment in contrast, the voltage (VINT) emitted at the drain of the field-effect transistor 29 is back connected with the differential amplifier 28, with the inter-connection of a voltage divider (not shown here), i.e. in subdivided fashion. To this end the drain of the field-effect transistor 29 can be connected via a line 19c (and a line not shown here connected with it) with a first resistor  $R_2$  (not shown here) of the voltage divider, which, on the one hand is connected to ground (via a further resistance  $R_1$  (also

not shown here) of the voltage divider), and on the other with the minus input 31 of the differential amplifier 28 (the back connected voltage (VINT\_FB), present at the minus input 31 of the differential amplifier 28, will then be smaller than the drain voltage (VINT) by a particular factor).

5

In the above first embodiment of the voltage regulator 14 (with the direct back-connection of the drain voltage (VINT)), the differential amplifier 28 regulates the voltage present at the gate connection of the field-effect transistor 29 in such a way that the (back-connected) drain voltage (VINT) is as high as the reference voltage present at the plus input 32 of the differential amplifier 28 (i.e., VREF1 (where VREF1 is higher than VREF2) and/or VREF2 (where VREF2 is higher than VREF1) - see below).

In contrast to this, in the second alternative embodiment of the voltage regulator 14 described above –in which the drain voltage (VINT) is not directly back-connected, but by means of the above voltage divider - the voltage present at the gate connection of the field-effect transistor 29 of the differential amplifier 28 is regulated in such a way, that the following applies:

20 
$$VINT = VREF \times (1 + (R_2/R_1))$$

(or more accurately expressed and as is more closely described below:  $VINT = VREF1 \times (1 + (R_2/R_1))$  where the following applies:  $VREF1 > VREF2$  and/or  $VINT = VREF2 \times (1 + (R_2/R_1))$  where the following applies:  $VREF2 > VREF1$ ).

25

The voltage (VINT) emitted at the drain of the field-effect transistor 29 (i.e., by the voltage regulator 14) onto line 19c represents the output voltage of the voltage regulation system 11.

30

By means of the above regulation, it can be achieved that the output voltage (VINT) of the voltage regulation system 1, as is for instance illustrated in Figure 5, –in contrast to the supply voltage (VDD), which may be partly subject to relatively strong fluctuations, –exhibits a constant value  $VINT_{nom}$ , – for instance 1.5 V (however only when, –as is more closely described below, – the (further) buffer circuit 33 is not activated (as partly shown in Figure 5 by means of a broken line) or when, –with the buffer circuit 33 in an activated state,

35

–the supply voltage (VDD) is (as also more closely described below) lower than a predetermined critical value (VDDnom)).

The output voltage VINT present on line 19c can be relayed as “internal supply voltage,” –if required via further lines not shown here, –to corresponding devices provided on the semi-conductor component (which devices can thereby be operated, –in the case of an output voltage VINT at the above constant voltage level VINTnom, –with a high degree of reliability, only relatively low power losses and a relatively long working life).

~~If in specific circumstances –~~ In one embodiment, if the performance, in particular the switching speed of the devices connected with the output voltage VINT (for instance via line 19c), is to be increased, –although the reliability and/or working life of the devices operated with the output voltage VINT may thereby on occasion be reduced and/or their power losses increased, –the level of the output voltage VINT on line 19c, i.e., the level of the internal supply voltage, can be increased above the above-mentioned value (“nominal value” VINTnom) provided for normal use and laid down in the respective specification.

This (further, second) operating method (“high performance operation”) can then for instance be employed where the semi-conductor component is to be used in high-end graphics systems, for instance as a high-end graphics memory component, for instance as a memory component, in particular a DRAM memory element for a high clock speed, ~~in particular for example an~~ overlocked processor, in particular a graphics processor.

In order to enable the above “high performance operation”, the voltage regulating system 11 is equipped, –in addition to the above reference voltage generation device 12 and the buffer circuit 13, –with the further buffer circuit 33 already mentioned above, in addition to, –as is more closely described below, –a (further) reference voltage generation device 34 (e.g., a voltage tracking reference voltage generation device), and an (additional) register 35.

Immediately after the voltage regulation system is put into operation (and/or switched on or “powered up”) and/or immediately after the - initial -

supplying the above external supply voltage (which, as previously described, is at the above occasionally fluctuating voltage level VDD) to line 17, the voltage regulation system 11 is initially operated in the above “normal operation”.

5 During “normal operation” the above further buffer circuit 33 is deactivated.

To achieve this, a corresponding output signal (for instance a “low logic” signal) VTRACK\_ENABLE is emitted at a corresponding output of the above  
10 register 35 and relayed –via a corresponding control line 36 –to a corresponding control connection of the buffer circuit 33 (cf. also Figure 6).

The output of a corresponding (for instance a “low logic”) output signal at the above register output when switching on/powering up the voltage  
15 regulation system 11, (which –initially –leads to a deactivated state of the buffer circuit 33) can for instance be ensured thereby that the register is correspondingly reset by means of applying a corresponding reset signal to a line 37, connected with the reset input of register 36 when switching on/powering up the voltage regulating system 11.

20 If, –as it can be individually determined by the respective user of the semi-conductor component, –a switch is to be made from the above “normal” operation to the above “high performance” operation while operating the semi-conductor component (and - if necessary repeatedly - back to “normal  
25 operation”), an appropriate control signal (for instance a “high logic” control signal for switching to “high performance” operation, and a “low logic” control signal (normal operation activation signal) for switching (back) to “normal operation”) from an external control device, connected with the semi-conductor component via corresponding external lines, is applied to line 38 connected with  
30 the setting input of the register 35.

At the next positive (or negative) flank of a clock signal –made available via a clock line 39 to the clock input of register 35 (for example made available  
35 by the above (system) control device) –the output signal emitted at the register output (i.e., the signal VTRACK\_ENABLE at the control line 36) adopts the state of the control signal present at the setting input of the register 35 (i.e., at

line 38), whereby the buffer circuit 33 is either correspondingly activated (a “high logic” state of the VTRACK\_ENABLE signal) or –again –deactivated (a “low logic” state of the signal VTRACK\_ENABLE).

5        ~~In~~ Figure 6 illustrates a schematic detail representation of a buffer circuit (which, as illustrated, is connected with the register 35 via line 36), able to be used as a further additional buffer circuit 33 in the voltage regulation system 11, ~~is shown.~~

10        The buffer circuit 33 ~~comprises~~ includes a differential amplifier 120 with a plus input 121a and a minus input 121b and a field-effect transistor 122 (here: a p-channel MOSFET).

15        An output of the differential amplifier 120 is connected with a gate connection of the field-effect transistor 122 via a line 123.

20        As is further shown in Figure 6, the source of the field-effect transistor 122 is connected via a line 116b (which –in terms of Figure 2 –is connected with the above lines 15a, 16a and 17 via a line 116c and a line 115a) with the supply voltage exhibiting the above, relatively high voltage level VDD.

25        As is apparent from Figures 2 and 6, there is a signal –relayed via a line 118 from the reference voltage generation device 34 –exhibiting a variable and/or correspondingly fluctuating voltage level VTRACK (as is more closely described below) present at the minus input 121b of the differential amplifier 120.

30        The signal emitted at the drain of the field effect transistor 122 and exhibiting the –occasionally variable –voltage level VREF2 is back-connected via a line 124 and a line 125 connected with it, with the plus input 121a of the differential amplifier 120, and emitted onto line 26, which is connected with line 124.

35        With the help of the –further –buffer circuit 33, when the buffer circuit 33 is in an “activated” state (i.e., when a “high logic” signal VTRAC\_ENABLE is present on the control line 36), the above signal, exhibiting a variable voltage

level VTRACK and relayed from the reference voltage generation device 34 via line 118 to the buffer circuit 33, is buffered and relayed, –in the shape of signals exhibiting a voltage level VREF2 corresponding with the voltage level VTRACK and able to be tapped at line 26, –to the above voltage regulator 14 (and/or -for instance via corresponding further lines not shown here –to the above further voltage regulators, etc.).

In a “deactivated” state of the buffer circuit 33, however –i.e., when a “low logic” signal VTRACK\_ENABLE is present on line 36, –the output of the buffer circuit 33 (i.e., the drain of the field-effect transistor 122 and thereby also the line 26) is in a highly resistive state.

As is apparent from Figure 2, the reference voltage generation device 34 (“tracking reference voltage generator”) is connected –via a line 115b and the lines 115a, 15a, 16a, 17 connected therewith –with the above supply voltage exhibiting the above relatively high voltage level VDD.

From the supply voltage exhibiting the voltage level VDD, the (further) reference voltage generation device 34 generates a voltage, –relayed to the buffer circuit 33 via the line 118 –at the voltage VTRACK, which can be higher than the level VBGR of the voltage VBGR generated by the (first) reference voltage generation device 12 (which has the effect that the level VREF2 of the voltage relayed from the (further) buffer circuit 33 to the voltage regulator 14 via line 26 can be higher than the level VREF1 of the voltage relayed from the (first) buffer circuit 13 to the voltage regulator 14 via the line 19a).

For instance, a voltage –relayed to the buffer circuit 33 via line 118 - exhibiting a voltage level VTRACK, which is proportional to the voltage level VDD of the supply voltage, can be generated by the (further) reference voltage generation device 34 from the supply voltage exhibiting the voltage level VDD.

~~Advantageously (for instance -)~~ In an alternative embodiment example), the level VTRACK of the voltage generated from the (further) reference voltage generation device 34 will be essentially equal to and/or only slightly lower than the level VDD of the supply voltage (the following can for instance apply:  $VTRACK = 0.5 \dots 0.95 \times VDD$ , in particular  $0.7 \dots 0.9 \times VDD$ , etc.).



For instance, the (further) reference voltage generation device 34 can be arranged in the shape of a voltage divider circuit, ~~comprising~~ including a plurality of resistors connected in series –(whereby a first resistor can for instance via line 115b be connected with the supply voltage, and a second resistor, in series with the first resistor, with ground potential, whereby the voltage emitted by the (further) reference voltage generation device 34 can be tapped between the two resistors and relayed via line 118 to the buffer circuit 33).

The (further) reference voltage generation device 34 (and the –first - reference voltage generation device 12) is/are arranged in such a way, that when the supply voltage (VDD) is as high as the above predetermined critical value (VDDnom), the level VTRACK, generated by the (further) reference voltage generation device 34, is as high as the level VBGR of the voltage generated by the (first) reference voltage generation device 12 (see also Fig. 5), –the level VREF1 of the voltage generated by the buffer circuit 13 is then identical with the level VREF2 of the voltage generated by the buffer circuit 33).

In the deactivated state of the (further) buffer circuit 33, the state of the signal input into the voltage regulator 14 at line 27 (and thereby also the state of the signal VINT emitted by the voltage regulator 14 onto line 19c) is exclusively determined (due to the highly resistive state of the output of the buffer circuit 33, i.e. of the signal VREF2 present on line 26 at that time) by the signal VREF1 present on line 19a connected with line 27 and emitted by the (first) buffer circuit 33; (then, as shown in Figure 5 by a –partly –broken line, the level of the signal VINT emitted by the voltage regulator 14, –corresponding with the level of the signal VREF1, –is constantly at the same level (VINTnom), regardless of the momentary height of the level VDD of the supply voltage).

In the activated state of the (further) buffer circuit 33 in contrast (due to the parallel connection of the two buffer circuits 13 and 33), the state of the signal input into the voltage regulator 14 at line 27 (and thereby also the state of the signal VINT emitted by the voltage regulator 14 onto line 19c) is in each case determined by that whichever one of the two signals VREF1 and VREF2 present on line 19a and 26 connected with each other and with line 27 -

momentarily— exhibits a higher level (which ensures that - as shown in Figure 5 by means of the solid line - the level of the signal VINT emitted by the voltage regulator 14 cannot drop below the normative and/or nominal level (VINTnom)).

Although specific embodiments have been illustrated and described  
5 herein, it will be appreciated by those of ordinary skill in the art that a variety of  
alternate and/or equivalent implementations may be substituted for the specific  
embodiments shown and described without departing from the scope of the  
present invention. This application is intended to cover any adaptations or  
variations of the specific embodiments discussed herein. Therefore, it is  
10 intended that this invention be limited only by the claims and the equivalents  
thereof.